A formal methodology for automated synthesis of VLSI systems /

Gardado en:
Detalles Bibliográficos
OCLC:17797746
Autor Principal: Peng, Zebo
Autor Corporativo: Universitetet i Linköping
Idioma:English
Publicado: Linköping, Sweden : Dept. of Computer and Information Science, Linköping University, 1987.
Series:Linköping studies in science and technology. Dissertations ; no. 170.
Subjects:
Integrated circuits > Very large scale integration > Design and construction.
Computer-aided design.
Formato:

Thesis Monograph

Note that CRL will digitize material from the collection when copyright allows.

Descripción
Descrición Física:xi, 181 p. : ill. ; 24 cm.
Bibliografía:Bibliography: p. [173]-181.
ISBN:9178702259
9789178702251
Lugar de Publicación:Sweden.

Títulos similares