An array processor design methodology for hard real-time systems /

Saved in:
书目详细资料
OCLC:65631717
主要作者: Jayasinghe, Jayasinghe Arachchige Kapila Sriyantha, 1960-
企业作者: Universiteit Twente
语言:English
出版: [S.l. : s.n., 1991]
主题:
格式:

Thesis Monograph

Note that CRL will digitize material from the collection when copyright allows.

Borrow this resource

Item List

实物特征 Local Call Number 状态
P-00430161 可用