Jayasinghe, J. A. K. S. (1991). An array processor design methodology for hard real-time systems. s.n..
शिकागो शैली (17वां संस्करण) प्रशस्ति पत्रJayasinghe, Jayasinghe Arachchige Kapila Sriyantha. An Array Processor Design Methodology for Hard Real-time Systems. [S.l.: s.n., 1991.
एमएलए (8वां संस्करण) प्रशस्ति पत्रJayasinghe, Jayasinghe Arachchige Kapila Sriyantha. An Array Processor Design Methodology for Hard Real-time Systems. s.n., 1991.
चेतावनी: ये उद्धरण हमेशा 100% सटीक नहीं हो सकते हैं.