Jayasinghe, J. A. K. S. (1991). An array processor design methodology for hard real-time systems. s.n..
Lua i Stíl Chicago (17ú heag.)Jayasinghe, Jayasinghe Arachchige Kapila Sriyantha. An Array Processor Design Methodology for Hard Real-time Systems. [S.l.: s.n., 1991.
Lua MLA (8ú heag.)Jayasinghe, Jayasinghe Arachchige Kapila Sriyantha. An Array Processor Design Methodology for Hard Real-time Systems. s.n., 1991.
Rabhadh: Seans nach mbeach na luanna seo go hiomlán cruinn i ngach uile chás.