Transistor sizing for timing optimization of combinational digital CMOS circuits /
Saved in:
| OCLC: | 70261152 |
|---|---|
| Main Author: | |
| Corporate Author: | |
| Language: | English |
| Published: |
1990.
|
| Subjects: | |
| Format: | Thesis Monograph Microform Note that CRL will digitize material from the collection when copyright allows. |