Buchanan, I. (1980). Modelling and verification in structured integrated circuit design.
Chicago Style (17th ed.) CitationBuchanan, Irene. Modelling and Verification in Structured Integrated Circuit Design. 1980.
MLA citiranjeBuchanan, Irene. Modelling and Verification in Structured Integrated Circuit Design. 1980.
Opozorilo: Ti citati niso vedno 100% točni.