Buchanan, I. (1980). Modelling and verification in structured integrated circuit design.
Citace podle Chicago (17th ed.)Buchanan, Irene. Modelling and Verification in Structured Integrated Circuit Design. 1980.
Citace podle MLA (8th ed.)Buchanan, Irene. Modelling and Verification in Structured Integrated Circuit Design. 1980.
Upozornění: Tyto citace jsou generovány automaticky. Nemusí být zcela správně podle citačních pravidel..